Abstract -The problem of testing sequential machines using a checking experiment is investigated. An algorithm is given to augment sequential machines by adding extra input(s) to make them testable. We also present a circuit modification method, similar to scan methods, such that the augmented machine can be tested by the checking experiment. A justification of our method for a VLSI environment is given by determining the overheads.
I. INTRODUCTION
Most of the methods proposed to test digital circuits rely on achieving a separation between sequential and combinational parts of a digital circuit-using scan design techniques [1] and testing the combinational portion by different methods [2] - [4] . In some cases, circuits can also be tested functionally [5] .
Alternatively, sequential circuits can be tested using checking experiments [6] . This approach has been gaining ground, for in this approach 1) testing is almost independent of the implementation and fault model, and 2) compacting techniques can be used on output sequences, provided a machine is appropriately modified [7] - [10] . A method was given in [11] to modify a single-output sequential machine and order the checking experiment so that only one observation was sufficient for testing. Results with respect to multiple-output sequential machines are given in [12] .
In this correspondence, we present a method of modifying a multiple-output sequential machine by adding extra input(s). A machine so modified can be tested by a checking experiment and determined to be faulty or fault free by observing one output value only. We then present a uniform design approach to convert a given sequential circuit into a checking experiment testable circuit and we discuss the necessary hardware overhead. Section II contains notation and Section III presents the augmentation algorithm and formal results in brief. These sections are included here for completeness of this correspondence. Details of the results can be found in [12] and [13] . Section IV contains a circuit modification technique to. arrive at testable realization.
II. MOTIVATION AND NOTATION
Checking experiments for a machine which has a synchronizing sequence (SS) and a distinguishing sequence (DS) can be constructed using these and transition checking sequences. Fujiwara et al. [7] and Pradhan [8] proposed the use of extra inputs to simplify testing by augmenting a machine so that it contains SS and DS. Venkatraman and Saluja [9] proposed the use of a transition counter (TC) as a data compactor (DC) to compact the output of the machine under test. Hassan [10] [9] , [15] , LFSR [10] , and syndrome (SYN) [16] . Formal definitions of these can be found in [13] .
III. TESTABLE DESIGN-AUGMENTATION ALGORITHM AND FORMAL RESULTS In this section, we present an algorithm to modify a sequential machine G to G * using an additional input E such that G * has FDS. To each output of G * is connected a verifier which contains F registers to store compacted data, an RR register to generate reference data, etc., as shown in Fig. 1(a) . The structure of testing G* is shown in Fig. 1(b) . States of G * can be determined by observing the contents of F registers. For simplicity of presentation, we shall assume that all outputs of G * use identical compaction functions, i.e., Fo = F, = * = Fl-I = F. Also, I < Flog2 nl and n = q' for some integer q > 2. If states of G or G * are represented by integers, then with the above assumption, each state i can be uniquely represented by an 1 triple (il-I, il_2 *, i ) 0 -ij < q. Also, the output function A can be represented as (A"', Al-2, -* , A0). Thus, A' refers to the output function realized on the ith output lead.
Definition: Let i be a positive integer and e a binary variable.
Define functions 813, 32, and /3 as /3I(i, e) = /33(i, E) = i(mod 2); f3(i,E) = 1 fori > O and0fori = 0.
If Ek denotes a sequence of k E's, then 3(i, Ek) is interpreted recursively as /3(i, e)13(8(i), Ek-l).
Algorithm 1: Augument G to G * using an extra input E.
Step 1: Select states si and sj in G such that there is an input Ik and 8(sj,Ik) = si. Name the state si = ql 7 1 and sj = 0. The remaining states are named from q' -2 to 1 arbitrarily.
Step 2: Define 8 for the additional input E as follows:
where D(j) = j -1 forj > 0 and 0 forj = 0.
Step 3: Specify A(i, e) = (A'1(i_,1, E), A'-2(i,-2,E),* A0(io, e)) where each Ak can be chosen from 831, 82, 33. For inputs other than E, A and 3 for G * remain the same as for G.
Example: For a machine G with n = 9, 1 = 2, the next states and three possible output functions which result due to Steps 2 and 3 above are given in Table I .
Augmentation algorithms presented in [9] - [11] are special cases of Algorithm 1 above. One can formally prove some properties of G *, but we shall state only the final results due to space limitation. Proofs of these results can be found in [13] .
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Step 4: Add the pairs (sequence to transfer to state i from state 0, FDS) for i = 0, 1, * , n -1 in order to 0-F-CE.
Step The proof of this algorithm can be found in [13] . Theorem 2: A multiple-output machine satisfying RI), R2), and R3) can be augmented by using Algorithm 1 such that the augmented machine can be determined to be faulty or fault free by observing only one value at the end of a checking experiment.
In fact, conditions RI) and R2) are imposed on G for the notational simplicity of the proof of Algorithm 2 in [13] . Thus, these two restrictions can be removed without invalidating Theorem 2. Removal of R3) may require extra input(s) to make G* strongly connected. Using an approach similar to the one for single-output machines, a multiple-output machine can be made strongly connected by using an extra input El (in addition to E). This will also guarantee transitions from any state to any other state with transfer sequences of length n or less [11] . The length of transfer sequences can be reduced even further by using more than one extra input [ 13] . Thus, we can state the following theorem. Theorem 3: Any sequential machine can be augmented by using one or more extra inputs in such a way that the augmented machine can be determined to be faulty or fault free by observing only one value at the end of a checking experiment.
IV. IMPLEMENTATION DETAILS
In Section III, we gave an algorithm to augment a machine for testability. A Although the state assignment is now known to us, for notational simplicity we assume that states 0 and n -1 are (0, O * *, 0,0) and (0, 0, , 0, 1), respectively. As all the remaining states are chosen arbitrarily (Algorithm 1), we can assuFme the assignment shown below for the remaining states without any loss of generality. 387 We conclude this section with a simple example. Let us consider a control unit of a microprocessor having as many as ten flip-flops. Although such a control unit will not have 210 states, yet from the checking experiment point of view, it must be tested for n = 210
states. Let us further assume the size of input alphabet mi = 32 and I =-1 for the application of the checking experiment. Then test length [11] = 4n2 + 'min2 + n -52 x 106. (0,0,* *,l,I) 1 We further assume that the original machine has been realized using T-type latches/flip-flops. Thus, the structure of the original machine is as shown in Fig. 2 . Note that in this realization, no regularity of structure has been assumed.
We now modify the circuit of Fig. 2 and obtain the circuit of Fig. 3(a) by making use of an extra input E. The augmented part of the machine in the form of a state diagram resulting from the above modification of the circuit is shown in Fig. 3(b) . Modification in the.output circuit depends on the choice of output compactor, and therefore on the choice of A. For example, for A2 and A3 functions, only three extra gates are required in the output logic. Thus; not including output logic, the overhead is 4v -1 two-input gates where v ( log2 n) is the tiuimber of flip-flops (latches) in the original machine. Notice that this gate count is based on the assumption that the original machine is realized using T-type latches/flip-flops. If the original machine used D-type latches/flip-flops, this gate count will increase only to the extent of converting D-type devices to T-type devices.
It is difficult to determine the percentage overhead for this method as it will depend on the size of the original machine. By assuming a particular realization and making some simple assumptions, one can arrive at figures about percentage overhead (see, for example, [10] for overhead assuming PLA realization). However, such figures can be deceptive, for PLA's are often very sparse, and further, PLA's can be designed for testability [17] with yet different and efficient methods.
We believe that the checking experiment approach will be most suitable for.small machines, e.g., for verification of control unit of a hiicroprocessor/microcomputer. Such parts are often realized as random logic to meet the necessary speed requirements. To enhance testability-of such parts, designers often resort to scan design methods. The method proposed here has a remarkable similarity to scan design methods. Yet, with our method, test generation and test verification phases can largely be eliminated, although the test generation phase is not eliminated completely for derivation of the checking experiment requires construction of a state table. Although the length of the checking experiment may be substantially longer than a generated test sequence, it offers the following major advantages over other methods.
1) The test sequence is independent of the implementation of the machine; thus, the circuit design and layout do not affect the test sequence.
2) The test sequence is independent of the fault model. In a VLSI environment, this may be a major advantage because most of the existing fault models have been found to be either unsaitable or inadequate.
3) In a sense, checking experiments are analogous to exhaustive testing/verification testing [2] of combinational logic circuits. Thus, it offers all the advantages of exhaustive testing schemes.
As the circuit can be tested at machine clock, for a 10 MHz microprocessor IC, it will take only 5.2 s to verify the control unit.
V. CONCLUSIONS In this paper, we studied the testing of sequential machines using checking experiments. An algorithm was given to augment the state table of a machine by the addition of extra input(s) to make it testable. The test sequences proposed in the paper require that only one observation be made to decide whether a fault was present in the machine. This implies that the whole experiment can run at internal clock frequency as opposed to test clock frequency.
We presented a circuit modification method to obtain an augmented machine. This method does not require the knowledge of a state table and has remarkable similarity to the scan methods. The generation of the test sequence and modification method are quite algorithmic and can be automated.
We believe that the method proposed in this paper can be used to test certain crucial parts of a computer such as a control unit. With the checking experiment approach suggested in this paper, the function of such a unit can be verified and fault-free operation guaranteed. Further, such a unit, after verification, can form a "hard core" for testing of the remaining units in a digital system.
